17.3 A Wideband Balun LNA I/Q-Mixer combination in 65nm CMOS

Stephan Blaakmeer¹, Eric Klumperink¹, Domine Leenaerts², Bram Nauta¹

¹University of Twente, Enschede, Netherlands

²NXP Semiconductors, Eindhoven, Netherlands

Wideband receivers are required for many applications including the upcoming software-defined radio (SDR) architectures and ultra-wideband communication standards [1-3]. These standards cover a frequency spectrum from a few hundred MHz up to 6GHz. Co-operability with other communication devices (e.g., cellular and WLAN) operating in the same spectrum is mandatory, setting especially stringent demands on the wideband linearity of such receivers. The use of area-consuming on-chip inductors must be avoided as the cost per area of modern CMOS processes is high. The receiver preferably has a single-ended RF-input, as this avoids the use of an external broadband balun and its accompanying losses. A 65nm CMOS inductor-less wideband LNAmixer topology is presented, merging a current commutating I/Qmixer with a noise canceling balun-LNA.

Figure 17.3.1 shows the topology of the proposed receiver frontend, which combines the functionality of a balun, an LNA and an I/Q-Mixer (Blixer) into one circuit cell. The transistor in commongate (CG) configuration gives wideband input matching $(Z_{in} \approx 1/g_m)$. The inverter-based common-source (CS) stage produces a current in anti-phase with the CG output current, providing the single-to-differential conversion. The normally dominant thermal noise of the CG stage is canceled robustly [4]. The noise current of the CG transistor generates a noisy input voltage on the source resistance (R_S). This voltage results in an output current in the CS stage which is in-phase and fully correlated with the noise current of the CG transistor. The CG noise can thus be canceled at the differential output. The effective g_m of the CS stage is 4 times higher than the CG g_m in order to limit its noise contribution. The output currents of the CG and CS stage (gm·vrf and 4.gm·vrf in Fig. 17.3.1) are distributed to two identical current-commutating mixer cells, as shown in Fig. 17.3.2. The drains of the transistors commutating the CS current are loaded by only 1/4 of the total RC load. The difference in loading compensates the (4x) difference in g_{m} of the CG and CS stage, leading to equal conversion gain of the CG and CS side of the circuit. This gain balancing renders simultaneous canceling of the noise and distortion of the CG transistor, as in the LNA in [5]. However, in contrast to that design, here the canceling takes place at the IF output, after frequency translation. As the distortion of the CG transistor is canceled, the inverter-based CS stage is biased for minimal 2ndorder distortion to obtain a high IIP2 of the complete circuit. In contrast to narrowband systems 2nd-order distortion products can fall in-band, thus obtaining a high IIP2 is important for wideband receivers. The Blixer topology has only two internal RF nodes, the drains of the CG and CS transistors. The impedance at these points is set by the input impedance of the mixer devices. This impedance (~1/g_m of the mixer transistors) is low, approximately 100Ω and 25Ω for the CG and CS side, respectively. The absence of high ohmic RF nodes makes wideband operation possible without requiring inductors.

Figure 17.3.3 shows the part of the circuit which is active when the local oscillator (LO) signal 'LO Q+' is high. The LO signal has a duty cycle of 1/4, as shown in the lower right corner. At any moment in time, the CG and CS currents are switched to 1 of the 4 possible outputs. Consequently, the average current through the load is only ¼ of the sum of CG and CS output current. This allows for the use of relatively high resistors in the load, which result in a high gain, while the design still fits within a supply voltage of only 1.2V. In a stand-alone LNA, the capacitance at the load, due to parasitics and the next stage, will limit its wideband operation. In this combined LNA-mixer design, the capacitance at the load does not limit the RF bandwidth and is even required for correct operation. At the load, only the (low-frequency) IF signals are of interest. The capacitance at this node filters the IF output signal (1st-order filtering) and integrates the pulsed currents from the LNA part of the circuit.

The single-ended oscillator signal is generated externally. The onchip LO-generation circuitry consists of a single-ended-to-differential converter, a divide-by-2 (I/Q-generator) and LO-buffers to drive the mixer core. A ¼ duty-cycle generator is implemented to generate the internal LO signals. The outputs of the mixer are buffered by means of source-followers ($R_{out}\approx50\Omega$) which directly drive the output pads.

In [6] a mixer cell with single-ended input and differential output is presented. It uses a bipolar variant of the CG-CS input stage. In that design the possibility of noise canceling was not recognized nor used. Furthermore, two of these mixer-cells and an additional LNA would be needed for I/Q operation with acceptable NF. The merging of an LNA and I/Q-mixer is published in [7]. However, it is narrowband, uses 3 on-chip inductors and requires a differential RF-input signal. In contrast, this inductorless design achieves wideband single-ended-to-differential operation and I/Q-mixing in one circuit cell.

The circuit is fabricated in a standard 65nm LP CMOS technology. A die micrograph and a detail of the PCB are shown in Fig. 17.3.7. The core measures less than 0.01mm². Measurements are performed on packaged PCB-mounted samples. The measured (voltage) conversion gain is 19dB with an IF bandwidth of 400MHz, as shown in Fig. 17.3.4. The DSB NF of the Blixer at a 3GHz LO frequency is around 4.5dB and flat over the IF bandwidth. The wideband RF performance is shown in Fig. 17.3.5. The gain remains flat within 1dB up to 7GHz. From 1 to 6GHz the NF is below 5dB, using a fixed IF of 50MHz. Note that this NF includes the PCB losses and that no balun is required. Above 7GHz the performance of the circuit generating the 1/4 duty-cycle LO signals degrades and the gain and NF could not be determined. The S₁₁ is below -10dB up to 7GHz. The wideband linearity is measured using a two tone test. The measured IIP3=-3dBm using two tones at 5.2 and 5.7GHz and a LO frequency of 4.6GHz. The IIP2=+20dBm, using 2.4GHz and 5.7GHz input tones and an LO of 3.2GHz. The intermodulation for tones that leak through the mixer is determined using a 5.7GHz and 5.8GHz signal. The product at 100MHz showed an IIP2>+40dBm, regardless of the LO frequency. The LO leakage to the RF input is below -60dBm for LO frequencies up to 4GHz and below -50dBm up to 7GHz. The quadrature phase and gain errors are below 3° and 1dB, respectively, measured on 2 packaged samples. The ¼-duty-cycle generation and LO buffers together consume 4-to-28mW for LO frequencies from 0.5 to 7GHz. Source-followers buffering the IFoutputs plus bias circuitry consume 13mW. The power consumption of the core circuit is 16mW from a 1.2V supply.

The achieved performance compares favorably to the state-of-theart [1-3], especially with respect to RF bandwidth and linearity (see Fig. 17.3.6). The voltage conversion gain is high, considering that it is attained without an IF amplifier. The power consumption of circuit core is two times lower, and the active area is more than 4.5 times smaller than the reference designs.

References:

[1] S. Lee, J. Bergervoet, K.S. Harish et al., "A Broadband Receive Chain in 65nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 418-419, Feb. 2007.

[2] J. Craninckx, M. Liu, D. Hauspie et al, "A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13µm CMOS," *ISSCC Dig. Tech. Papers*, pp. 346-347, Feb. 2007.

[3] R. Bagheri, A. Mirzaei, S. Chehrazi et al., "An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2860-2876, Dec. 2006.

[4] F. Bruccoleri, E.A.M. Klumperink and B. Nauta, "Wide-Band CMOS Low-Noise Amplifier Exploiting Thermal Noise Canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275-282, Feb. 2004.

[5] S.C. Blaakmeer, E. Klumperink, D. Leenaerts and B. Nauta "An Inductorless Wideband Balun-LNA in 65nm CMOS with Balanced Output," *Proc. ESSCIRC*, pp. 364-367, Sept. 2007.

[6] B. Gilbert, "The MICROMIXER: a Highly Linear Variant of the Gilbert Mixer Using a Bisymmetric Class-AB Input Stage," *IEEE J. Solid-State Circuits*, vol. 32, no. 9, pp. 1412-1423, Sept. 1997.

[7] H. Sjoland, A. Karimi-Sanjaani and A.A. Abidi, "A Merged CMOS LNA and mixer for a WCDMA Receiver," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1045-1050, June 2003.

[8] R. Bagheri, A Mirzaei, S. Chehrazi et al, "An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 480-481, Feb. 2006.







Figure 17.3.3: The active part of the circuit when LO Q+ is high.









Figure 17.3.4: Conversion Gain (G_c) and NF for f_{L0} =3GHz.

Parameter		This Work	REF [1]	REF [2]	REF [3,8]
RX Frequency [GHz]		0.5 – 7	2 – 8	1.8 & 5 – 6	0.8 - 6
Gain [dB]		18 <i>excl.</i> IF-Amp	23 incl. IF-Amp	10 – 90 incl. IF-Amp	3 – 36 incl. IF-Amp
IIP3 [dB]		-3	-7	-9	-3.5
IIP2 @ RF [dB]		+20	+18	?	?
NF [dB]		5.5	4.5	4 – 8	5.5
S ₁₁ [dB]		-10	-8	-9	-10
Area* [mm²]	LNA + IQ-Mixers	<0.01	0.09	0.6	0.5
	LO Buffers (IQ)	<0.01		0.3	?
Power [mW]	LNA + IQ-Mixers	16	31	34 WLAN setting	29
	LO Buffers (IQ)	4 – 28	24	26 WLAN setting	?
CMOS Technology		65nm	65nm	0.13µm	90nm
VDD		1.2V	1.2V	1.2V	2.5V

Continued on Page 617

17

ISSCC 2008 PAPER CONTINUATIONS

