

Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops

Xiang Gao, *Student Member, IEEE*, Eric A. M. Klumperink, *Senior Member, IEEE*,
Paul F. J. Geraedts, *Student Member, IEEE*, and Bram Nauta, *Fellow, IEEE*

Abstract—This brief analyzes the jitter as well as the power dissipation of phase-locked loops (PLLs). It aims at defining a benchmark figure-of-merit (FOM) that is compatible with the well-known FOM for oscillators but now extended to an entire PLL. The phase noise that is generated by the thermal noise in the oscillator and loop components is calculated. The power dissipation is estimated, focusing on the required dynamic power. The absolute PLL output jitter is calculated, and the optimum PLL bandwidth that gives minimum jitter is derived. It is shown that, with a steep enough input reference clock, this minimum jitter is independent of the reference frequency and output frequency for a given PLL power budget. Based on these insights, a benchmark FOM for PLL designs is proposed.

Index Terms—Clock generation, clock multiplier, figure-of-merit (FOM), frequency synthesizer, jitter, low jitter, low noise, phase-locked loop (PLL), phase noise, timing jitter.

I. INTRODUCTION

PHASE-LOCKED loops (PLLs) are commonly used in almost every electronic system that needs timing of some kind, which is in the form of a clock or reference frequency. The timing jitter or phase noise of the PLL output is generally used as the main quality criterion. This brief aims at defining a benchmark figure-of-merit (FOM) to evaluate the PLL jitter performance in relation to the consumed power. A FOM can be instrumental for comparing designs, in a similar way as for analog-to-digital converters (ADCs) [1] or voltage-controlled oscillators (VCOs) [2], [3], and can stimulate the development of power-efficient high-performance PLLs.

To date, many different PLL architectures have been developed [4], [5]. However, the core of most PLLs is the same, i.e., the “classical PLL” architecture, as shown in Fig. 1(a). It consists of a VCO that is locked to a reference clock by a feedback loop with the following “loop components”: a phase detector/charge pump (PD/CP), a loop filter (LF), and a frequency divider that divides by N . The VCO and the loop components all add noise and contribute to jitter at the PLL output.

The PLL jitter has been the topic of numerous studies [6]–[9]. Different from previous works, this brief focuses on finding a systematic relation between the PLL jitter and key design parameters like the reference frequency, output frequency, loop bandwidth, and power consumption. As

Manuscript received June 3, 2008; revised September 9, 2008. Current version published February 25, 2009. This work was supported in part by National Semiconductor. This paper was recommended by Associate Editor A. Dec.

The authors are with the IC-Design Group, CTIT, University of Twente, 7500, Enschede, The Netherlands (e-mail: X.Gao@utwente.nl).

Digital Object Identifier 10.1109/TCSII.2008.2010189




Fig. 1. Classical PLL (a) architecture and (b) phase domain model.

changing these parameters largely affects the timing error in a systematic way, it makes sense to define a benchmark FOM that normalizes for this systematic dependency. This makes it possible to compare PLLs that are designed for different applications and get an indication of their relative merits.

This brief is arranged as follows. Section II analyzes the phase noise of the classical PLL. Section III estimates the noise contribution and power consumption of the VCO, and Section IV does this for the loop components. Section V discusses the PLL output jitter and how it can be optimized. Based on the insights developed, a benchmark FOM for PLL designs is proposed. Section VI draws the conclusions.

II. CLASSICAL PLL PHASE NOISE

A linear phase-domain model for the classical PLL is shown in Fig. 1(b), where K_d is the PD/CP detection gain, $F_{LF}(s)$ is the loop filter transimpedance transfer function, and K_{VCO} is the VCO tuning gain. Various noise sources are also shown. Similar to [7] and [8], we focus on the fundamental limitations due to the thermal noise that normally dominates the jitter and neglects the $1/f$ noise. Therefore, the VCO phase noise has a $1/f^2$ shape due to the integration of white noise, whereas the spectrum of the other noise sources is flat. The noise transfer function from the VCO to the PLL output can be calculated as

$$H_{VCO}(s) = \frac{1}{1 + \frac{1}{N} \cdot K_d \cdot F_{LF}(s) \cdot \frac{K_{VCO}}{s}} = \frac{1}{1 + G(s)} \quad (1)$$

where $G(s)$ is the PLL open-loop transfer function, and $s = j2\pi f$.

The rest noise originates from the loop components and is called the loop phase noise. When referred to the divider




Fig. 2. Overall PLL output phase noise with $1/f$ noise neglected.

input,¹ the loop phase noise can be calculated as

$$\mathcal{L}_{\text{loop}} \approx \frac{S_{\phi, \text{loop}}}{2} = \frac{1}{2} \cdot N^2 \cdot \left(S_{\phi, \text{ref}} + S_{\phi, \text{div}} + S_{\phi, \text{PD}} + \frac{S_{i, \text{CP}}}{K_d^2} \right) \quad (2)$$

where the phase noise is expressed with the often used single-sideband noise power to carrier power ratio \mathcal{L} , which is half of the power spectral density S . In (2), we neglected the loop filter noise $S_{v, \text{LF}}$ since it can be made negligible without adding power by either properly sizing the filter components [10] or lowering K_{VCO} by design [11]. The reference clock is commonly generated by crystal oscillators whose phase noise is usually also negligible. The reference phase noise $S_{\phi, \text{ref}}$ is mainly contributed by reference dividers or reference buffers.

The noise transfer function from the (divider input referred) loop phase noise to the PLL output can easily be calculated as

$$H_{\text{loop}}(s) = \frac{G(s)}{1 + G(s)} = 1 - H_{\text{VCO}}(s). \quad (3)$$

Comparing (1) and (3), the VCO phase noise is high-pass filtered, whereas the loop phase noise is low-pass filtered. Moreover, the 3-dB bandwidth for the two transfer functions is the same and determined by $G(s)$. We define their 3-dB bandwidth as the PLL bandwidth f_c . Fig. 2 shows the overall PLL output phase noise when a first-order low-pass loop filter is used. The loop phase noise is also referred to as PLL in-band phase noise since it dominates when the offset frequency $f_m < f_c$.

III. VCO PHASE NOISE AND BENCHMARKING

The VCO phase noise has been the topic of numerous studies [3], [12]. It is found that the phase noise of a VCO is often systematically dependent on design parameters like oscillation frequency f_{VCO} , power dissipation P_{VCO} , and offset frequency f_m , at which the phase noise is measured. To compare the quality of VCO designs, the following benchmark FOM [2], [3] is widely used:

$$\text{FOM}_{\text{VCO}} = 10 \log \left(\mathcal{L}_{\text{VCO}}(f_m) \cdot \frac{f_m^2}{f_{\text{VCO}}^2} \cdot \frac{P_{\text{VCO}}}{1 \text{ mW}} \right). \quad (4)$$

The unit of FOM_{VCO} is dBc/Hz (\mathcal{L} times a dimensionless factor). A smaller FOM_{VCO} corresponds to a better VCO

¹Here, the loop phase noise is referred to the divider input (not to the PD input!), so that its level can directly be measured at the PLL output.




Fig. 3. Schematic of (a) a three-state PD/CP and (b) a divider with synchronization.

design.² The VCO phase noise can thus be expressed using FOM_{VCO} as

$$\mathcal{L}_{\text{VCO}}(f_m) = \frac{10 \text{FOM}_{\text{VCO}}/10}{P_{\text{VCO}}/1 \text{ mW}} \cdot \frac{f_{\text{VCO}}^2}{f_m^2}. \quad (5)$$

IV. LOOP PHASE NOISE AND BENCHMARKING

In [13], Banerjee found that the (in-band) loop phase noise is related to N and the frequency of the reference clock (which was measured at the PD input) f_{ref} as

$$\mathcal{L}_{\text{loop}} \propto N^2 \cdot f_{\text{ref}}. \quad (6)$$

He proposed a normalized phase noise floor $PN_{1\text{Hz}}$ to benchmark the quality of a loop design, i.e.,

$$PN_{1\text{Hz}} = \frac{\mathcal{L}_{\text{loop}}}{N^2 \cdot f_{\text{ref}}}. \quad (7)$$

The Banerjee model was applied to a wide range of PLLs in the industry and was supported by measurement results [13]. However, the theoretical basis for (6) is not clear in [13]. Moreover, (7) does not suffice as a benchmark FOM for the PLL loop since it does not take into account the power consumption. The analysis hereinafter addresses these issues.

To analyze the loop phase noise, we assume that the popular three-state PD/CP, as shown in Fig. 3(a), is used. In divider designs, synchronization is often used to minimize the divider noise, as shown in Fig. 3(b). The only noise source of the divider is then the retiming D-FlipFlop (DFF). The divide-by- N block only acts as an edge selector and does *not* contribute to noise. Its power consumption can thus be progressively scaled down [14]. As we aim to model the power needed to meet a certain phase noise/jitter requirement, we will subsequently ignore the divide-by- N block and only model the power of the retiming DFF.³

A. Phase Noise Due to the Reference Path, Divider, and PD

Among the loop noise sources, $S_{\phi, \text{ref}}$, $S_{\phi, \text{div}}$, and $S_{\phi, \text{PD}}$ are caused by circuits like the reference buffer, retiming DFF, and PD, which all (effectively) run at the frequency f_{ref} and all

²Sometimes the negative of (4), i.e., a FOM_{VCO} with plus sign, is used [3], but this leads to very strange units for FOM_{VCO} .

³There can be occasions where the power of the divide-by- N block becomes significant, e.g., to make it fast enough to cover very high VCO frequencies. However, this is not because of jitter or noise requirements.

respond to zero crossings at their inputs with zero crossings at their outputs. The output phase noise can be calculated from the absolute output jitter σ_t as [14]

$$S_\phi = 8\pi^2 \cdot f_{\text{ref}} \cdot \sigma_t^2. \quad (8)$$

The output jitter of circuits like DFFs or inverters is related to the output noise voltage $\overline{v_n^2}$ and the slope of the output voltage at its zero crossing SL_{out} as [14], [15]

$$\sigma_t^2 = \frac{\overline{v_n^2}}{SL_{\text{out}}^2} = \frac{F_n \cdot kT/C_{\text{out}}}{SL_{\text{out}}^2} \quad (9)$$

where F_n is the noise factor, and C_{out} is the capacitance at the output node. In the analysis below, we assume that the slope of the circuit input SL_{in} is big enough and does not limit SL_{out} . Thus, (9) calculates the minimum achievable jitter of the circuit.

The minimum power consumed by a circuit is the dynamic power, which can be calculated as

$$P = f_{\text{ref}} \cdot C_{\text{tot}} \cdot V_{\text{dd}}^2 \quad (10)$$

where C_{tot} is the total capacitance of the circuit.

Combining (9) and (10), we get

$$\sigma_t^2 = \frac{f_{\text{ref}}}{P} \cdot \left\{ \frac{F_n \cdot kT \cdot V_{\text{dd}}^2 \cdot C_{\text{tot}}/C_{\text{out}}}{SL_{\text{out}}^2} \right\}. \quad (11)$$

To minimize the output jitter, designers can optimize the circuit by choosing the relative sizes of components, e.g., to maximize SL_{out} . Once this optimization has been done, the jitter can always be reduced on a system level via admittance level scaling [16]. Admittance level scaling puts n identical circuits in parallel. As a result, the power consumption is n times higher and $\overline{v_n^2}$ is n times lower while the voltage slope at every node does not change [16]. Thus, $C_{\text{tot}}/C_{\text{out}}$ as well as F_n remains the same as all the node admittances scale together. Therefore, on the system level, we can treat the bracketed part in (11) as a design-dependent constant and get

$$\sigma_t^2 \propto f_{\text{ref}}/P. \quad (12)$$

For the loop noise contributions $S_{\phi,\text{div}}$, $S_{\phi,\text{ref}}$, and $S_{\phi,\text{PD}}$, we can conclude with (8) and (12) that

$$S_\phi \propto f_{\text{ref}}^2/P. \quad (13)$$

B. Phase Noise Due to the CP

Different from the circuits in Section IV-A, the CP outputs current/charge instead of crossing moments. Assuming for simplicity that the CP up and down current sources have the same properties, the power spectral density of the (thermal) noise current generated by the CP is

$$S_i = 2 \times 4kT\gamma \cdot g_{m,\text{CP}} = 8kT\gamma \cdot (\alpha I_{\text{CP}}/V_{\text{eff,CP}}) \quad (14)$$

where γ and $V_{\text{eff,CP}}$ are, respectively, the noise factor and the effective gate voltage of the transistors in the current sources, I_{CP} is the CP current, α is the transistor model parameter that is equal to 2 for the square-law model, and $\alpha I/V_{\text{eff}}$ represents the transconductance g_m .

In steady state, the CP is switched on only for a fraction of time τ_{PD} of each period T_{ref} to avoid the dead zone. The

equivalent CP (thermal) noise current can be calculated as [9]

$$S_{i,\text{CP}} = S_i \cdot (\tau_{\text{PD}}/T_{\text{ref}}). \quad (15)$$

The minimum power needed by a CP is related to the charge delivered in steady state

$$P_{\text{CP}} = I_{\text{CP}}V_{\text{dd}} \times (\tau_{\text{PD}}/T_{\text{ref}}) = I_{\text{CP}}V_{\text{dd}}\tau_{\text{PD}} \cdot f_{\text{ref}}. \quad (16)$$

For a three-state PD/CP, it is well known that $K_d = I_{\text{CP}}/2\pi$. With (14)–(16) and some manipulations, we get

$$\frac{S_{i,\text{CP}}}{K_d^2} = \frac{f_{\text{ref}}^2}{P_{\text{CP}}} \cdot \left\{ \tau_{\text{PD}}^2 \cdot \frac{32\pi^2\alpha\gamma \cdot kT \cdot V_{\text{dd}}}{V_{\text{eff,CP}}} \right\} \propto \frac{f_{\text{ref}}^2}{P_{\text{CP}}} \quad (17)$$

where the bracketed part is treated as a design- and process-dependent constant.

C. Loop Phase Noise Benchmarking

When admittance level scaling is applied to the whole loop, the relative power contribution of each block is kept the same since all the blocks equally scale. Based on (2), (13), and (17) and the previously mentioned assumptions, we can conclude that

$$\mathcal{L}_{\text{loop}} \propto N^2 \cdot f_{\text{ref}} \cdot \frac{f_{\text{ref}}}{P_{\text{loop}}} = \frac{f_{\text{out}}^2}{P_{\text{loop}}} \quad (18)$$

where P_{loop} is the power consumption of the PLL loop as a whole, excluding the VCO.

Note that we assumed dynamic power consumption, i.e., P_{loop} scales with f_{ref} , so (18) shows the same proportionality as the Banerjee model in (6). In addition to (6), (18) also takes into account the power dissipation. For a given f_{out} , using a larger f_{ref} not only reduces the (in-band) loop phase noise but also increases the power consumption.

Based on (18), we propose to define a benchmark FOM for PLL loop designs as

$$\text{FOM}_{\text{loop}} = 10 \log \left[\mathcal{L}_{\text{loop}} \cdot \left(\frac{1 \text{ Hz}}{f_{\text{out}}} \right)^2 \cdot \frac{P_{\text{loop}}}{1 \text{ mW}} \right] \quad (19)$$

where f_{out} and P_{loop} are normalized to 1 Hz and 1 mW, respectively, so that the unit of FOM_{loop} is dBc/Hz, which is the same as for FOM_{VCO} . A smaller FOM_{loop} corresponds to a better loop design. The loop phase noise can now be expressed with FOM_{loop} as

$$\mathcal{L}_{\text{loop}} = 10^{\text{FOM}_{\text{loop}}/10} \cdot \left(\frac{f_{\text{out}}}{1 \text{ Hz}} \right)^2 \cdot \frac{1 \text{ mW}}{P_{\text{loop}}}. \quad (20)$$

V. PLL JITTER AND BENCHMARKING

A. PLL Output Jitter

Jitter can be characterized in several different ways [6]. This brief chooses to use absolute jitter as it is often used in the PLL design literature. The relation with other jitter measures can be

found in [6]. The variance of the long-term PLL absolute jitter is related to the phase noise as

$$\sigma_{t,\text{PLL}}^2 = \frac{2 \int_0^\infty \mathcal{L}_{\text{PLL}}(f_m) df_m}{(2\pi f_{\text{out}})^2} = \frac{1}{2\pi^2 f_{\text{out}}^2} \cdot \int_0^\infty \mathcal{L}_{\text{PLL}}(f_m) df_m. \quad (21)$$

The PLL output jitter variance $\sigma_{t,\text{PLL}}^2$ is the sum of the jitter variance caused by the VCO $\sigma_{t,\text{VCO}}^2$ and the loop $\sigma_{t,\text{loop}}^2$. The jitter variance due to the VCO can be calculated as

$$\sigma_{t,\text{VCO}}^2 = \frac{1}{2\pi^2 f_{\text{out}}^2} \cdot \int_0^\infty \mathcal{L}_{\text{VCO}}(f_m) \cdot |H_{\text{VCO}}(j2\pi f_m)|^2 df_m. \quad (22)$$

The value of (22) is dependent on the bandwidth and shape (related to phase margin) of $H_{\text{VCO}}(s)$. Assuming a given open-loop transfer function $G_0(s)$ that results in a close-loop transfer function $H_{\text{VCO},0}(s)$ with a 3-dB bandwidth of $f_{c,0}$, scaling the bandwidth to f_c while keeping the same shape (thus the phase margin) results in a new transfer function [17]

$$H_{\text{VCO}}(s) = H_{\text{VCO},0} \left(s \cdot \frac{f_{c,0}}{f_c} \right). \quad (23)$$

Substituting (23) into (22) yields

$$\sigma_{t,\text{VCO}}^2 = \frac{1}{2\pi^2 f_{\text{out}}^2} \cdot \int_0^\infty \mathcal{L}_{\text{VCO}}(f_m) \cdot \left| H_{\text{VCO},0} \left(j2\pi f_m \cdot \frac{f_{c,0}}{f_c} \right) \right|^2 df_m. \quad (24)$$

Since the VCO phase noise has a $1/f^2$ shape, the VCO phase noise can also be expressed as

$$\mathcal{L}_{\text{VCO}}(f_m) = \frac{\mathcal{L}_{\text{VCO}}(f_r) \cdot f_r^2}{f_m^2} \quad (25)$$

where $\mathcal{L}_{\text{VCO}}(f_r)$ is the VCO phase noise measured at a certain offset frequency f_r . We can then rewrite (24) as

$$\begin{aligned} \sigma_{t,\text{VCO}}^2 &= \frac{\mathcal{L}_{\text{VCO}}(f_r) \cdot f_r^2}{2\pi^2 f_{\text{out}}^2} \cdot \int_0^\infty \left| H_{\text{VCO},0} \left(j2\pi f_m \cdot \frac{f_{c,0}}{f_c} \right) \right|^2 \frac{df_m}{f_m^2} \\ &= \frac{\mathcal{L}_{\text{VCO}}(f_r) \cdot f_r^2}{2\pi^2 f_{\text{out}}^2} \cdot \frac{f_{c,0}}{f_c} \cdot \int_0^\infty |H_{\text{VCO},0}(j2\pi f)|^2 \frac{df}{f^2}. \end{aligned} \quad (26)$$

Substituting (1) into (26) and using $s = j2\pi f$ yields

$$\sigma_{t,\text{VCO}}^2 = \frac{2\mathcal{L}_{\text{VCO}}(f_r) \cdot f_r^2}{f_{\text{out}}^2} \cdot \frac{f_{c,0}}{f_c} \cdot \int_0^\infty \left| \frac{1}{s \cdot [1 + G_0(s)]} \right|^2 df. \quad (27)$$

Using a similar analysis as for the VCO, the PLL output jitter variance due to the loop can be calculated as

$$\sigma_{t,\text{loop}}^2 = \frac{\mathcal{L}_{\text{loop}}}{2\pi^2 f_{\text{out}}^2} \cdot \frac{f_c}{f_{c,0}} \cdot \int_0^\infty \left| \frac{G_0(s)}{1 + G_0(s)} \right|^2 df. \quad (28)$$

B. PLL Jitter Optimization

It is clear from (27) and (28) that a larger value of f_c will lower the output jitter due to the VCO while raising the jitter contribution of the loop. The optimum PLL bandwidth $f_{c,\text{opt}}$

that gives the minimum PLL output jitter can be calculated with (27) and (28) as

$$f_{c,\text{opt}} = \sqrt{\frac{\mathcal{L}_{\text{VCO}}(f_r) \cdot f_r^2}{\mathcal{L}_{\text{loop}}} \cdot 2\pi} \cdot \sqrt{f_{c,0}^2 \cdot \frac{\int_0^\infty \left| \frac{1}{s \cdot [1 + G_0(s)]} \right|^2 df}{\int_0^\infty \left| \frac{G_0(s)}{1 + G_0(s)} \right|^2 df}}. \quad (29)$$

Given $f_{c,\text{opt}}$, the minimum PLL output jitter variance $\sigma_{t,\text{PLL},\text{min}}^2$ is

$$\begin{aligned} \sigma_{t,\text{PLL},\text{min}}^2 &= \frac{1}{\sqrt{P_{\text{loop}} \cdot P_{\text{VCO}}}} \cdot 10^{\frac{\text{FOM}_{\text{loop}} + \text{FOM}_{\text{VCO}}}{20}} \\ &\cdot \sqrt{\int_0^\infty \left| \frac{G_0(s)}{1 + G_0(s)} \right|^2 df \cdot \int_0^\infty \left| \frac{1}{s \cdot [1 + G_0(s)]} \right|^2 df} \cdot \frac{2}{\pi} \cdot \frac{1 \text{ mW}}{1 \text{ Hz}} \end{aligned} \quad (30)$$

where the VCO and the loop phase noise are represented with FOM_{VCO} and FOM_{loop} by using (5) and (20). Substituting $f_{c,\text{opt}}$ into (27) and (28), it can be shown that $\sigma_{t,\text{VCO}}^2 = \sigma_{t,\text{loop}}^2 = \sigma_{t,\text{PLL},\text{min}}^2/2$. This means that *the VCO and the loop components contribute equal jitter in an optimized PLL design*. Substituting (29) with typical values of $G_0(s)$ and $f_{c,0}$ into (25), it can be shown that $\mathcal{L}_{\text{VCO}}(f_{c,\text{opt}}) \approx \mathcal{L}_{\text{loop}}$, which means that $f_{c,\text{opt}}$ is approximately where the spectrum of the VCO and the loop noise intersects. These conclusions are similar to the conclusions drawn in [5].

For a given PLL power budget P_{PLL} , it is easy to show that the minimum value of (30) occurs when $P_{\text{loop}} = P_{\text{VCO}} = P_{\text{PLL}}/2$, when the other conditions are kept the same. This means that *the VCO and the loop components consume equal power in an optimized PLL design*. With this observation, the minimum PLL jitter variance in (30) evolves to

$$\begin{aligned} \sigma_{t,\text{PLL},\text{min}}^2 &= \frac{1}{P_{\text{PLL}}} \cdot \left\{ 10^{\frac{\text{FOM}_{\text{loop}} + \text{FOM}_{\text{VCO}}}{20}} \cdot \frac{4}{\pi} \cdot \frac{1 \text{ mW}}{1 \text{ Hz}} \right\} \\ &\cdot \left\{ \sqrt{\int_0^\infty \left| \frac{G_0(s)}{1 + G_0(s)} \right|^2 df \cdot \int_0^\infty \left| \frac{1}{s \cdot [1 + G_0(s)]} \right|^2 df} \right\}. \end{aligned} \quad (31)$$

It should be noted that the optimal PLL bandwidth for minimum jitter may not meet the stability or locking time requirements, and spending equal power on the loop and the VCO may also have practical difficulties. However, they are still the theoretical optimum under the conditions mentioned. Practically, they provide designers the directions for PLL jitter and power optimization.

C. PLL Benchmarking and Discussion

In (31), the first bracketed part is a constant that is determined by the quality of the VCO and loop design. The second bracketed part, i.e., the integration, is related to the phase margin of the loop transfer function. The optimum phase margin for minimum jitter is different for different PLL types and orders [8]. For example, the phase margin in a second-order type-II PLL is preferred to be large [8]. When the phase margin is close to 90° , the value of the integration is about 0.25, and we get

$$\sigma_{t,\text{PLL},\text{min}}^2 = \frac{1}{P_{\text{PLL}}} \cdot 10^{\frac{\text{FOM}_{\text{loop}} + \text{FOM}_{\text{VCO}}}{20}} \cdot \frac{1}{\pi} \cdot \frac{1 \text{ mW}}{1 \text{ Hz}}. \quad (32)$$




Fig. 4. ISSCC low-jitter PLL designs (Year_PaperNumber).

When the integration part in (31) is treated as a (PLL type and order dependent) constant, we can conclude that

$$\sigma_{t,PLL,min}^2 \propto 1/P_{PLL}. \quad (33)$$

We can see that when a PLL design is optimized, i.e., when (31) holds (equal loop and VCO power, and optimal PLL bandwidth), the minimum PLL jitter is *independent* of f_{ref}^4 and f_{out} , given a fixed PLL power budget. Note that for a higher f_{out} , the loop and VCO phase noise is higher according to (5) and (20). However, the output clock period is smaller with a higher f_{out} . When the phase noise is converted to jitter using (21), these two factors cancel out. A similar observation was also made in [18]. Based on (33), we define a PLL benchmark FOM as

$$FOM_{PLL} = 10 \log \left[\left(\frac{\sigma_{t,PLL}}{1s} \right)^2 \cdot \frac{P_{PLL}}{1mW} \right]. \quad (34)$$

The unit of FOM_{PLL} is decibels. A smaller FOM_{PLL} corresponds to a better PLL design.

Comparing (31) and (34), we can see that

$$FOM_{PLL} \propto FOM_{loop} + FOM_{VCO}. \quad (35)$$

Therefore, the design quality of the loop and VCO is equally important. This is intuitive since the loop and the VCO have equal contribution to both power and jitter in an optimized PLL design.

With the defined PLL FOM, different PLL designs can be compared by using a single number. Fig. 4 shows the performance of some PLL designs in the recent years' International Solid State Circuits Conference (ISSCC) along with the FOM_{PLL} lines. We can see that the FOM_{PLL} improves over the years, as we would expect for a conference that claims to present the state-of-the-art work. The state-of-the-art FOM_{PLL} is close to -240 dB.

VI. CONCLUSION

The phase noise and the power consumption of the VCO and loop components in a classical PLL have been analyzed.

⁴Note that we assumed a steep enough input clock. If the reference input is a low-frequency sine wave, then SL_{in} is low and limits SL_{out} . In that case, SL_{out} is typically proportional to SL_{in} . Increasing f_{ref} then could reduce the jitter.

A benchmark FOM for loop designs (FOM_{loop}) has been proposed, complementary to the existing VCO FOM. The absolute PLL output jitter has been calculated, and an expression for the minimum jitter has been derived. It has been shown that, to minimize the output jitter for a given power budget, designers should aim at the following: 1) spending equal power on the loop and the VCO; and 2) setting the loop bandwidth such that the loop and the VCO equally contribute to the total jitter. In such an optimized PLL, the minimum jitter is independent of the reference frequency and output frequency for a given power budget. Based on these insights, a benchmark FOM for PLL designs (FOM_{PLL}) has been proposed. It can be used to compare various PLL designs in applications where jitter is important. Moreover, system designers can use it to predict and tradeoff jitter and power during system-level design.

REFERENCES

- [1] R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J. Sel. Areas Commun.*, vol. 17, no. 4, pp. 539–550, Apr. 1999.
- [2] P. G. M. Baltus, A. G. Wagemans, R. Dekker, A. Hoogstraate, H. Maas, A. Tombeur, and J. van Sinderen, "A 3.5-mW, 2.5-GHz diversity receiver and a 1.2-mW, 3.6-GHz VCO in silicon on anything," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2074–2079, Dec. 1998.
- [3] P. Kinget, "Integrated GHz voltage controlled oscillators," in *Analog Circuit Design: (X)DSL and Other Communication Systems; RF MOST Models; Integrated Filters and Oscillators*, W. Sansen, Ed. Boston, MA: Kluwer, 1999, pp. 353–381.
- [4] W. F. Egan, *Frequency Synthesis by Phase Lock*, 2nd ed. New York: Wiley, 1999.
- [5] C. S. Vaucher, *Architectures for RF Frequency Synthesizers*. Boston, MA: Kluwer, 2002.
- [6] D. C. Lee, "Analysis of jitter in phase-locked loops," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 11, pp. 704–711, Nov. 2002.
- [7] R. van de Beek, R. C. H. Klumperink, E. A. M. Vaucher, and C. S. Nauta, "Low-jitter clock multiplication: a comparison between PLLs and DLLs," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 8, pp. 555–566, Aug. 2002.
- [8] M. Mansuri and C.-K. K. Yang, "Jitter optimization based on phase-locked loop design parameters," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp. 1375–1382, Nov. 2002.
- [9] H. Arora, N. Klemmer, J. Morizio, and P. Wolf, "Enhanced phase noise modeling of fractional-N frequency synthesizers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 2, pp. 379–395, Feb. 2005.
- [10] H. Rategh, H. Samavati, and T. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5 GHz Wire LAN receiver," *IEEE J. Solid-State Circuits*, vol. 35, no. 5, pp. 779–786, May 2000.
- [11] R. Nonis, N. Da Dalt, P. Palestri, and L. Selmi, "Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1303–1309, Jun. 2005.
- [12] A. Hajimiri, S. Limotyrakis, and T. H. Lee, "Jitter and phase noise in ring oscillators," *IEEE J. Solid-State Circuits*, vol. 34, no. 6, pp. 790–804, Jun. 1999.
- [13] D. Banerjee, PLL Performance, Simulation, and Design. Santa Clara, CA: Nat. Semicond., 1998. [Online]. Available: <http://www.national.com>
- [14] S. Levantino, L. Romano, S. Pellerano, C. Samori, and A. L. Lacaita, "Phase noise in digital frequency dividers," *IEEE J. Solid-State Circuits*, vol. 39, no. 5, pp. 775–784, May 2004.
- [15] A. Abidi, "Phase noise and jitter in CMOS ring oscillators," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1803–1816, Aug. 2006.
- [16] E. Klumperink and B. Nauta, "Systematic comparison of HF CMOS transconductors," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 10, pp. 728–741, Oct. 2003.
- [17] R. van de Beek, "High-speed low-jitter clock multiplication in CMOS," Ph.D. dissertation, Univ. Twente, Enschede, The Netherlands, 2004. [Online]. Available: <http://purl.org/utwente/41485>
- [18] X. Gao, E. Klumperink, and B. Nauta, "Advantages of shift registers over DLLs for flexible low jitter multiphase clock generation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 3, pp. 244–248, Mar. 2008.